Skip to main content
The Institution of Engineering and Technology iet.tv
Site name
  • Videos
  • Channels
  • Events
  • Series

Access and Account

Access your personal account

Log in to see your favourites, lists and progress.

IET Login

Access via institution

Not currently connected to any institutions

Connect via

Access Code

Redeem Access Code
Log in to redeem access code

This video isn’t available to you right now

Login to check your access and watch the full session.
To redeem an access code, first log in.

Login
  1. Videos
  2. Video

FPGA implemenation of extended Kalman filter for speed-sensorless control of induction motors

  • WhatsApp
  • Facebook
  • Email
  • LinkedIn
  • Bluesky
Conference
  • Session
  • Wednesday, 09 April 2014
  • 00:00
  • Duration: 3 mins
  • Publication date: 09 Apr 2014
  • Location: IETTV_Room, IETTV_Venue, Manchester, United Kingdom
  • Part of event 7th International Conference on Power, Electronics, Machines & Drives (PEMD 2014)

About the session

This presentation describes a hardware-in-the-loop (HIL) system including the implementation of an extended Kalman filter (EKF)-based estimator on a field-programmable gate array (FPGA) for speed-sensorless control of induction motors (IM). The implemented EKF algorithm simultaneously estimates stator currents (isα and isβ), stator fluxes (ψsα and ψsβ), rotor angular velocity (ωm) and load torque (tL) by assuming that stator voltages and currents are available. The HIL system also includes a stator-current- and flux-based IM model which provides actual stator currents to the EKF algorithm and is also utilized to validate the flux, speed and load torque estimations of the implemented EKF algorithm. A Virtex-5 VSX110T FPGA evolution board is used for this real-time application. The FPGA board is programmed via VHDL (Very-High-Speed Integrated Circuit Hardware Description Language) in order to develop both the IM model and the EKF algorithm. ISE Design Suit Interface is used as the debugger and compiler. The results obtained from the EKF and IM model developed on the FPGA are graphically compared to verify the sufficiency of estimation performance of the EKF algorithm and demonstrate that the EKF algorithm is implemented successfully with less computational time (less sampling time for each recursive operation) due to the inherent parallel signal processing ability of the FPGA.

Channels

Control

Control

Speaker

  • RI

    Remzi Inan

    Nigde University, Faculty of Engineering, Department of Electrical and Electronics Engineering, PhD student

The Institution of Engineering and Technology iet.tv

Address: Futures Place, Kings Way, Stevenage, SG1 2UA

Telephone: +44 (0)33 049 9123

Email:  iet.tv@theiet.org

© 2026 The Institution of Engineering and Technology.

The Institution of Engineering and Technology is registered as a Charity in England & Wales (no 211014) and Scotland (no SC038698). Futures Place, Kings Way, Stevenage, Hertfordshire, SG1 2UA, United Kingdom

  • LinkedIn
  • Instagram
  • YouTube
Privacy statement Cookie Preferences Accessibility About us theiet.org Help

Powered by Cadmore Media

Embed Code

<script type="text/javascript" src="https://play.cadmore.media/js/EMBED.js"></script> <div class="cmpl_iframe_div"> <iframe src="https://play.cadmore.media/Player/9dbcb390-a693-493a-8016-10ec7c9bf9ec" scrolling="no" allowtransparency="true" allowautoplay="true" frameborder="0" allow="encrypted-media;autoplay;fullscreen" class="cmpl_iframe" allowfullscreen="" style="overflow: hidden;border: 0px; margin: 0px; height: 100%; width:100%;"></iframe> </div>

Are you sure you want to reset your password?

If so, you will be redirected to the Authentication Service

Title

Prompt