This presentation discusses: the challenge (SoC design complexity and constraints); the proposal (IEEE standards as a methodology for an affordable approach to high-quality testing); the SoC test programme development flow; an ATE (automatic test equipment) hardware architecture for SoC testing; an ATE software environment for SoC testing; and putting IEEE 1450.x standards at the ATE boundary.
