Skip to main content
The Institution of Engineering and Technology iet.tv
Site name
  • Videos
  • Channels
  • Events
  • Series

Access and Account

Access your personal account

Log in to see your favourites, lists and progress.

IET Login

Access via institution

Not currently connected to any institutions

Connect via

This video isn’t available to you right now

Login to check your access and watch the full session

Login
  1. Videos
  2. Video

A Formal, Systematic Approach to STPA using Event-B Refinement and Proof

  • WhatsApp
  • Facebook
  • Email
  • LinkedIn
  • Bluesky
CPD This content can contribute towards your Continuing Professional Development (CPD) as part of the IET's CPD Monitoring scheme.
Conference
  • Session
  • Thursday, 07 February 2013
  • 00:7 - 00:7
  • Duration: 21 mins
  • Publication date: 07 Feb 2013
  • Location: IETTV_Room, IETTV_Venue, Bristol, United Kingdom
  • Part of event Safety-Critical Systems Symposium

About the session

System-Theoretic Process Analysis (STPA) from Leveson is a technique for hazard analysis developed to identify more thoroughly the causal factors in complex safety-critical systems, including software design errors. Event-B is a proof-based modelling language and method that enables the development of specifications using a formal notion of refinement. The speaker proposes an approach to hazard analysis where system requirements are captured as monitored, controlled, commanded and mode phenomena, and STPA is applied to the controlled phenomena to systematically identify the safety constraints. These are then represented formally in an Event-B specification which is amenable to formal refinement and proof.

Channels

Manufacturing

Manufacturing

Speaker

  • JC

    John Colley

    University of Southampton, Department of Electronics and Computer Science (ECS), FP7 ADVANCE Project Coordinator

    John Colley has 20 years industrial experience in the Electronic Design Automation field, both developing and managing the development of software tools for hardware verification, spanning Verilog and VHDL simulation, code and state machine coverage and model checking. He was also responsible for the development of co-simulation interfaces to support third party logic and analog simulators, C models and hardware emulators. He has a PhD in Computer Science from the University of Southampton. He is coordinator of the FP7 ADVANCE project and leads research on combining safety analysis and formal modelling as part of ADVANCE.
The Institution of Engineering and Technology iet.tv

Address: Futures Place, Kings Way, Stevenage, SG1 2UA

Telephone: +44 (0)33 049 9123

Email:  iet.tv@theiet.org

© 2026 The Institution of Engineering and Technology.

The Institution of Engineering and Technology is registered as a Charity in England & Wales (no 211014) and Scotland (no SC038698). Futures Place, Kings Way, Stevenage, Hertfordshire, SG1 2UA, United Kingdom

  • LinkedIn
  • Instagram
  • YouTube
Privacy statement Cookie Preferences Accessibility About us theiet.org Help

Powered by Cadmore Media

Embed Code

<script type="text/javascript" src="https://play.cadmore.media/js/EMBED.js"></script> <div class="cmpl_iframe_div"> <iframe src="https://play.cadmore.media/Player/c0d78997-f19e-415f-9329-c997948070b2" scrolling="no" allowtransparency="true" allowautoplay="true" frameborder="0" allow="encrypted-media;autoplay;fullscreen" class="cmpl_iframe" allowfullscreen="" style="overflow: hidden;border: 0px; margin: 0px; height: 100%; width:100%;"></iframe> </div>

Are you sure you want to reset your password?

If so, you will be redirected to the Authentication Service

Title

Prompt