

Bob Blake
Paper from EDA Tech Forum organised by Mentor Graphics, Oxfordshire, UK, 22 June 2010, Track 3: Increase Productivity in System-level Design
22 June 2010 Corporate presentations
>> Play webcastTo support the ever increasing data bandwidth requirements, the latest generations of high performance FPGAs now provide a mix of High-Speed transceivers, interfaces to DDR3 Memory technology and multi channel LVDS I/O. This technology opens up many opportunities, but where do you start the design? This session will look at how to begin your board design and look at some of the tools and features in the FPGA which will help simplify the process, from minimizing the power supply design to achieving good Signal Integrity.